View ADIS16223_7180679.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

digital tri-axial vibration sensor ADIS16223 rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2010 analog devices, inc. all rights reserved. features tri-axial vibration sensing: 70 g range wide bandwidth: 14 khz programmable digital filters, low-pass/band-pass options data capture function 3-channels, 1024 samples each, 72.9 ksps sample rate capture modes for managing machine life manual: early baseline characterization/validation automatic: periodic check for midlife performance shifts event: end-of-life monitoring for critical conditions extended: triple the record length for a single axis digital temperature, power supply measurements programmable operation and control capture mode and sample rate i/o: data ready, alarm, capture trigger, general-purpose four alarm settings with threshold limits digitally activated self-test spi-compatible serial interface serial number and device id single-supply operation: 3.15 v to 3.6 v operating temperature range: ?40c to +125c 15 mm 15 mm 15 mm package with flexible connector applications vibration analysis shock detection and event capture condition monitoring machine health instrumentation, diagnostics safety, shutoff sensing security sensing, tamper detection general description the ADIS16223 i sensor? is a tri-axial, digital vibration sensor system that combines industry-leading i mems? sensing technology with signal processing, data capture, and a convenient serial peripheral interface (spi). the spi and data buffer structure provide convenient access to wide bandwidth sensor data. the 22 khz sensor resonance and 72.9 ksps sample rate provide a frequency response that is suitable for machine-health applications. the programmable digital filter offers low-pass and band-pass configuration options. an internal clock drives the data sampling system during a data capture event, which eliminates the need for an external clock source. the data capture function has four different modes that offer several capture trigger options to meet the needs of many different applications. the ADIS16223 also offers a digital temperature sensor, digital power supply measurements, and peak output capture. the ADIS16223 is available in a 15 mm 15 mm 15 mm module with a threaded hole for stud mounting with a 10-32 unf screw. the dual-row, 1 mm, 14-pin, flexible connector enables simple user interface and installation. it has an extended operating temperature range of ?40c to +125c. functional block diagram capture buffer ADIS16223 filter alarms input/ output self-test user control registers spi port output data registers controller adc clock triaxial mems sensor temp sensor power management cs sclk din dout gnd vdd rst dio1 dio2 09098-001 figure 1. free datasheet http:///
ADIS16223 rev. 0 | page 2 of 20 table of contents features .............................................................................................. 1 applications ....................................................................................... 1 general description ......................................................................... 1 functional block diagram .............................................................. 1 revision history ............................................................................... 2 specifications ..................................................................................... 3 timing specifications .................................................................. 4 absolute maximum ratings ............................................................ 5 esd caution .................................................................................. 5 pin configuration and function descriptions ............................. 6 theory of operation ........................................................................ 7 sensing element ........................................................................... 7 data sampling and processing ................................................... 7 user interface ................................................................................ 7 basic operation ................................................................................. 8 spi write commands .................................................................. 8 spi read commands ................................................................... 8 data collection ........................................................................... 10 reading data from the capture buffer ................................... 10 output data registers ................................................................ 10 capture/alarm configuration ...................................................... 11 manual mode .............................................................................. 11 automatic mode ......................................................................... 11 event mode ................................................................................. 12 extended mode ........................................................................... 12 power-down control ................................................................ 12 automatic flash back-up control .......................................... 12 capture times ............................................................................ 12 alarms .............................................................................................. 13 system tools .................................................................................... 14 global commands ..................................................................... 14 input/output functions ............................................................ 14 self-test ....................................................................................... 15 device identification .................................................................. 15 flash memory management ..................................................... 15 digital signal processing ............................................................... 16 low-pass filter ............................................................................ 16 band-pass filter .......................................................................... 16 offset adjustment ...................................................................... 16 applications information .............................................................. 17 getting started ............................................................................ 17 interface board ........................................................................... 17 outline dimensions ....................................................................... 18 ordering guide .......................................................................... 18 revision history 6/10revision 0: initial version free datasheet http:///
ADIS16223 rev. 0 | page 3 of 20 specifications t a = ?40c to +125c, vdd = 3.3 v, unless otherwise noted. table 1. parameter test conditions/comments min typ max unit accelerometers measurement range t a = 25c ?70 +70 g sensitivity t a = 25c 4.768 mg /lsb sensitivity error t a = 25c 5 % nonlinearity with respect to full scale 0.2 2 % cross axis sensitivity 2.6 % alignment error with respect to package 1.5 degree offset error t a = 25c ?19.1 +19.1 g offset temperature coefficient 5 m g /c output noise t a = 25c, register avg_cnt = 0x0000 477 m g rms output noise density t a = 25c, 10 hz to 1 khz 3.3 m g /hz bandwidth x/y axes, 5% flatness 7.75 khz x/y axes, 10% flatness 9.0 khz z-axis, 5% flatness 13 khz z-axis, 10% flatness 14.25 khz sensor resonant frequency 22 khz self-test response 3669 5243 6815 lsb logic inputs 1 input high voltage, v inh 2.0 v input low voltage, v inl 0.8 v logic 1 input current, i inh v ih = 3.3 v 0.2 1 a logic 0 input current, i inl v il = 0 v all except rst ?40 ?60 a rst ?1 ma input capacitance, c in 10 pf digital outputs 1 output high voltage, v oh i source = 1.6 ma 2.4 v output low voltage, v ol i sink = 1.6 ma 0.4 v flash memory endurance 2 10,000 cycles data retention 3 t j = 85c 20 years start-up time 4 initial startup 179 ms reset recovery 5 rst pulse low or register glob_cmd[7] = 1 54 ms sleep mode recovery 2.5 ms conversion rate register avg_cnt = 0x0000 72.9 ksps clock accuracy 3 % power supply operating voltage range, vdd 3.15 3.3 3.6 v power supply current capture mode, t a = 25c 43 52 ma sleep mode, t a = 25c 230 a 1 the digital i/o signals are 5 v tolerant. 2 endurance is qualified as per jedec standard 22, method a117, and measured at ?40c, +25c, +85c, and +125c. 3 retention lifetime equivalent at junction temperature (t j ) = 85c as per jedec standard 22, me thod a117. retention li fetime decreases with ju nction temperature. see figure 15. 4 the start-up times presented do not include the data capture time, which is dependent on the avg_cnt register settings. 5 the rst pin must be held low for at least 15 ns. free datasheet http:///
ADIS16223 rev. 0 | page 4 of 20 timing specifications t a = 25c, vdd = 3.3 v, unless otherwise noted. table 2. parameter description min 1 typ max unit f sclk sclk frequency 0.01 2.25 mhz t stall stall period between data, between 16 th and 17 th sclk 15.4 s t cs chip select to sclk edge 48.8 ns t dav dout valid after sclk edge 100 ns t dsu din setup time before sclk rising edge 24.4 ns t dhd din hold time after sclk rising edge 48.8 ns t sr sclk rise time 12.5 ns t sf sclk fall time 12.5 ns t df , t dr dout rise/fall times 5 12.5 ns t sfs cs high after sclk edge 5 ns 1 guaranteed by design, not tested. timing diagrams cs sclk dout din 123456 1 51 6 r/w a5 a6 a4 a3 a2 d2 msb db14 d1 lsb db13 db12 db10 db11 db2 lsb db1 t cs t sfs t dav t sr t sf t dhd t dsu 09098-002 figure 2. spi timing and sequence cs sclk t stall 09098-003 figure 3. din bit sequence free datasheet http:///
ADIS16223 rev. 0 | page 5 of 20 absolute maximum ratings table 3. parameter rating acceleration any axis, unpowered 2000 g any axis, powered 2000 g vdd to gnd ?0.3 v to +6.0 v digital input voltage to gnd ?0.3 v to +5.3 v digital output voltage to gnd ?0.3 v to vdd + 0.3 v analog inputs to gnd ?0.3 v to +3.6 v operating temperature range ?40c to +125c storage temperature range ?65c to +150c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. table 4. package characteristics package type ja jc device weight 14-lead module 31c/w 11c/w 6.5 grams esd caution free datasheet http:///
ADIS16223 rev. 0 | page 6 of 20 pin configuration and fu nction descriptions 14 13 12 11 10 9 8 7 6 5 4 3 2 1 pin 13 pin 1 pin 2 a x a z a y top view ?look through? pins are not visible from this view 1. the arrows associated with a x , a y , and a z define the direction of velocity change that produces a positive output in acceleration output registers. 2. mating connector example: samtec p/n clm-107-02-lm-d-a. 09098-004 figure 4. pin configuration table 5. pin function descriptions pin no. mnemonic type 1 description 1, 4, 9, 10 gnd s ground 2, 6 nc i no connect 3 dio2 i/o digital input/output line 2 5 dio1 i/o digital input/output line 1 7 rst i reset, active low 8 vdd s power supply, 3.3 v 11 din i spi, data input 12 dout o 2 spi, data output 13 sclk i spi, serial clock 14 cs i spi, chip select 1 s is supply, o is output, i is input, and i/o is input/output. 2 dout is an output when cs is low. when cs is high, dout is in a three-state, high impedance mode. free datasheet http:///
ADIS16223 rev. 0 | page 7 of 20 theory of operation the ADIS16223 is a tri-axial, wide bandwidth, digital acceleration sensor for vibration analysis. this sensing system collects data autonomously and makes it available to any processor system that supports a 4-wire serial peripheral interface (spi). sensing element digital vibration sensing in the ADIS16223 starts with a wide bandwidth mems accelerometer core on each axis, which provides a linear motion-to-electrical transducer function. figure 5 provides a basic physical diagram of the sensing element and its response to linear acceleration. it uses a fixed frame and a moving frame to form a differential capacitance network that responds to linear acceleration. tiny springs tether the moving frame to the fixed frame and govern the relationship between acceleration and physical displacement. a modulation signal on the moving plate feeds through each capacitive path into the fixed frame plates and into a demodulation circuit, which produces the electrical signal that is proportional to the acceleration acting on the device. movable frame acceleration unit forcing cell unit sensing cell moving plate fixed plates plate capacitors ancho r anchor 09098-005 figure 5. mems sensor diagram data sampling and processing the analog acceleration signal from each sensor feeds into an analog-to-digital (adc) converter stage, which passes digitized data into the controller. the controller processes the acceleration data, stores it in the capture buffer, and manages access to it using the spi/register user interface. processing options include offset adjustment, filtering, and checking for preset alarm conditions. triaxial mems sensor clock controller capture buffer control registers spi signals spi port output registers temp sensor adc 09098-006 figure 6. simplified sensor signal processing diagram user interface spi interface the user registers manage user access to both sensor data and configuration inputs. each 16-bit register has its own unique bit assignment and two addresses: one for its upper byte and one for its lower byte. table 8 provides a memory map for each register, along with its function and lower byte address. each data collection and configuration command both use the spi, which consists of four wires. the chip select ( cs ) signal activates the spi interface and the serial clock (sclk) synchronizes the serial data lines. input commands clock into the din pin, one bit at a time, on the sclk rising edge. output data clocks out of the dout pin on the sclk falling edge. as a spi slave device, the dout contents reflect the information requested using a din command. dual memory structure the user registers provide addressing for all input/output operations on the spi interface. the control registers use a dual memory structure. the sram controls operation while the part is on and facilitates all user configuration inputs. the flash memory provides nonvolatile storage for control registers that have flash backup (see table 8 ). storing configuration data in the flash memory requires a manual, flash update command (glob_cmd[12] = 1, din = 0xbf10). when the device powers on or resets, the flash memory contents load into the sram, and then the device starts producing data according to the configuration in the control registers. nonvolatile flash memory (no spi access) manual flash backup start-up reset volatile sram spi access 09098-007 figure 7. sram and flash memory diagram free datasheet http:///
ADIS16223 rev. 0 | page 8 of 20 basic operation the ADIS16223 uses a spi for communication, which enables a simple connection with a compatible, embedded processor platform, as shown in figure 8 . the factory default configuration for dio1 provides a busy indicator signal that transitions low when a capture event completes and data is available for user access. use the dio_ctrl register in table 28 to reconfigure dio1 and dio2, if necessary. system processor spi master ADIS16223 spi slave sclk cs din dout sclk ss mosi miso irq1 dio1 v dd irq2 dio2 +3.3 v 8 14 1 4 9 10 13 11 12 5 3 09098-008 figure 8. electric al hook-up diagram table 6. generic master processor pin names and functions pin name function ss slave select irq1, irq2 interrupt request inputs (optional) mosi master output, slave input miso master input, slave output sclk serial clock the ADIS16223 spi interface supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown in figure 12 . table 7 provides a list of the most common settings that require attention to initialize a processors serial port for the ADIS16223 spi interface. table 7. generic master processor spi settings processor setting description master ADIS16223 operates as a slave sclk rate 2.25 mhz bit rate setting spi mode 3 clock polarity/phase (cpol = 1, cpha = 1) msb-first bit sequence 16-bit shift register/data length table 8 provides a list of user registers with their lower byte addresses. each register consists of two bytes that each have its own, unique 6-bit address. figure 9 relates each registers bits to their upper and lower addresses. upper byte 1514131211109876543210 lower byte 09098-009 figure 9. generic register bit definitions spi write commands user control registers govern many internal operations. the din bit sequence in figure 12 provides the ability to write to these registers, one byte at a time. some configuration changes and functions only require one write cycle. for example, set glob_cmd[11] = 1 (din = 0xbf08) to start a manual capture sequence. the manual capture starts immediately after the last bit clocks into din (16 th sclk rising edge). other configurations may require writing to both bytes. cs din scl k 09098-010 figure 10. spi sequence for manual capture start (din = 0xbf08) spi read commands a single register read requires two 16-bit spi cycles that also use the bit assignments in figure 12 . the first sequence sets r /w = 0 and communicates the target address (bits[a6:a0]). bits[d7:d0] are dont care bits for a read din sequence. dout clocks out the requested register contents during the second sequence. the second sequence can also use din to setup the next read. provides a signal diagram for all four spi signals while reading the x-axis acceleration capture buffer (capt_buffx) in a repeating pattern. in this diagram, din = 0x1400 and dout reflects the capt_buffx register contents from the previous din read-request sequence. figure 11 dout = 1111 1001 1101 1010 = 0xf9da = ?1574 lsbs = ~7.505 g din = 0001 0100 0000 0000 = 0x1400 sclk cs din dout 09098-011 figure 11. example spi read, second 16-bit sequence r/w r/w a6 a5 a4 a3 a2 a1 a0 d7 d6 d5 d4 d3 d2 d1 d0 db0db1db2 db3db4db5db6db7db8db9 db10 db11 db12 db13 db14 db15 notes 1. dout bits are based on the previous 16-bit sequence (r/w = 0). cs sclk din dout a6 a5 db13 db14 db15 09098-012 figure 12. example spi read sequence free datasheet http:///
ADIS16223 rev. 0 | page 9 of 20 note that all registers in table 8 consist of two bytes. all unused memory locations are reserved for future use. table 8. user register memory map 1 register name access flash backup address 2 default function reference flash_cnt read only yes 0x00 n/a status, flash memory write count table 35 null_x read/write yes 0x02 0x0000 control, x-axis accelerometer offset correction table 40 null_y read/write yes 0x04 0x0000 control, y- axis accelerometer offset correction table 40 null_z read/write yes 0x06 0x0000 control, z-axis accelerometer offset correction table 40 reserved n/a n/a 0x08 to 0x09 n/a reserved n/a capt_supply 3 read only yes 0x0a 0x8000 output, power supply during capture table 10 capt_temp 3 read only yes 0x0c 0x8000 output, temperature during capture table 10 capt_peakx 3 read only yes 0x0e 0x8000 output, peak x-axis acceleration during capture table 10 capt_peaky 3 read only yes 0x10 0x8000 output, peak y-axis acceleration during capture table 10 capt_peakz 3 read only yes 0x12 0x8000 output, peak z-axis acceleration during capture table 10 capt_buffx 3 read only no 0x14 0x8000 output, cap ture buffer for x-axis acceleration table 10 capt_buffy 3 read only no 0x16 0x8000 output, cap ture buffer for y-axis acceleration table 10 capt_buffz 3 read only no 0x18 0x8000 output, cap ture buffer for z-axis acceleration table 10 capt_pntr read/write no 0x1a 0x0000 control, capture buffer address pointer table 9 capt_ctrl read/write yes 0x1c 0x0020 control, capture control register table 15 capt_prd read/write yes 0x1e 0x0000 cont rol, capture period (automatic mode) table 17 alm_magx read/write yes 0x20 0x0000 alarm, trigger setting, x-axis acceleration table 22 alm_magy read/write yes 0x22 0x0000 alarm, trigger setting, y-axis acceleration table 22 alm_magz read/write yes 0x24 0x0000 alarm, trigger setting, z-axis acceleration table 22 alm_mags read/write yes 0x26 0x0000 alarm, trigger setting, system table 23 alm_ctrl read/write yes 0x28 0x0000 alarm, control register table 21 reserved n/a n/a 0x2a to 0x31 n/a reserved n/a gpio_ctrl read/write yes 0x32 0x0000 contro l, general-purpose i/o configuration table 29 msc_ctrl read/write no 0x34 0x 0000 control, manual self-test table 31 dio_ctrl read/write yes 0x36 0x000f control, functional i/o configuration table 28 avg_cnt read/write yes 0x38 0x0000 control, low-pass filter (number of averages) table 37 reserved n/a n/a 0x3a to 0x3b n/a reserved n/a diag_stat read only yes 0x3c 0x0000 status, system error flags table 30 glob_cmd write only no 0x3e n/a co ntrol, global command register table 27 reserved n/a n/a 0x40 to 0x51 n/a reserved n/a lot_id1 read only yes 0x52 n/a lot identification code table 32 lot_id2 read only yes 0x54 n/a lot identification code table 32 prod_id read only yes 0x56 0x3f5f product identifier; convert to decimal = 16,223 table 33 serial_num read only yes 0x58 n/a serial number table 34 1 n/a is not applicable. 2 each register contains two bytes. the address of the lower byte is displayed. the address of the upper byte is equal to the ad dress of the lower byte, plus 1. 3 the default value in this register indicates that a no capture event has occurred. free datasheet http:///
ADIS16223 rev. 0 | page 10 of 20 data collection the ADIS16223 samples and stores acceleration (vibration) data using capture events. a capture event involves several sampling/ processing operations, as shown in figure 13 . first, the ADIS16223 produces and stores 1024 samples of acceleration data into the capture buffers. second, the capture event takes a 5.12 ms record of power supply measurements at a sample rate of 50 khz and loads the average of this record into the capt_supply register. third, the capture event takes 64 samples of internal temperature data over a period of 1.7 ms and loads the average of this record into the capt_temp register. capt_buffz 1023 internal sampling system fills the capture buffer and output registers 0 capt_buffy capt_temp capt_supply capt_pntr x-axis capture buffer y-axis capture buffer z-axis capture buffer triple-channel capture buffer 1024 samples each 16-bit data capt_buffx data in buffers load into user output registers 09098-013 figure 13. capture buffer structure and operation reading data from the capture buffer when a capture is complete, the first data samples load into the capt_buffx registers and 0x0000 loads into the index pointer (capt_pntr). the index pointer determines which data samples load into the capt_buffx registers. for example, writing 0x0138 to the capt_pntr register (din = 0x9a38, din = 0x9b01) causes the 313 th sample in each buffer memory to load into the capt_buffx registers. table 9. capt_pntr bits descriptions bits description (default = 0x0000) [15:10] reserved [9:0] data bits the index pointer increments with every capt_buffx read command, which causes the next set of capture data to load into each capture buffer register, automatically. output data registers the ADIS16223 output registers provide access to the following data taken during a capture event: acceleration data, peak acceleration data, power supply, and internal temperature. table 10 provides a list of the output data and pointer registers, along with their lower byte addresses. table 10. output data/user access register summary register name lower byte address measurement format capt_supply 0x0a power supply table 12 capt_temp 0x0c internal temperature table 13 capt_peakx 0x0e peak acceleration, x table 11 capt_peaky 0x10 peak acceleration, y table 11 capt_peakz 0x12 peak acceleration, z table 11 capt_buffx 0x14 acceleration, x table 11 capt_buffy 0x16 acceleration, y table 11 capt_buffz 0x18 acceleration, z table 11 capt_pntr 0x1a capture data pointer table 9 output data format the acceleration and peak acceleration output registers use a 16-bit, twos complement digital format, with a bit weight of 4.768 m g /lsb. the capt_peakx registers reflect the largest deviation from 0 g , assuming zero offset error, and can be either negative or positive. the capt_supply and capt_temp use a 12-bit, offset-binary digital format, with bit weights of +1.2207 mv/lsb and ?0.47c/lsb, respectively. output data format examples table 11 , table 12 , and table 13 provide numerous digital coding examples for each output register data format. table 11. acceleration data format examples acceleration ( g ) lsb hex binary +70 +14681 0x3959 0011 1001 0101 1001 +1 +210 0x00d2 0000 0000 1101 0010 +0.004768 +1 0x0001 0000 0000 0000 0001 0 0 0x0000 0000 0000 0000 0000 ?0.004768 ?1 0xffff 1111 1111 1111 1111 ?1 ?210 0xff2e 1111 1111 0010 1110 ?70 ?14681 0xc6a7 1100 0110 1010 0111 table 12. power supply data format examples supply level (v) lsb hex binary 3.6 2949 0xb85 1011 1000 0101 3.3 + 0.0012207 2704 0xa90 1010 1001 0000 3.3 2703 0xa8f 1010 1000 1111 3.3 ? 0.0012207 2702 0xa8e 1010 1000 1110 3.15 2580 0xa14 1010 0001 0100 table 13. internal temperature data format examples temperature (c) lsb hex binary 125 1065 0x429 0100 0010 1001 25 + 0.47 1277 0x4fd 0100 1111 1101 25 1278 0x4fe 0100 1111 1110 25 ? 0.047 1279 0x4ff 0100 1111 1111 0 1331 0x533 0101 0011 0011 ?40 1416 0x588 0101 1000 1000 free datasheet http:///
ADIS16223 rev. 0 | page 11 of 20 capture/alarm configuration table 14 provides a list of the control registers for the user configuration of the capture function. the address column in table 14 represents the lower byte address for each register. table 14. capture configuration register summary register name lower byte address description capt_ctrl 0x1c capture configuration capt_prd 0x1e capture pe riod (automatic mode) alm_magx 0x20 x-axis alarm threshold (event mode) alm_magy 0x22 y-axis alarm threshold (event mode) alm_magz 0x24 z-axis alarm threshold (event mode) alm_s_mag 0x26 system alarm alm_ctrl 0x28 alarm control (event) dio_ctrl 0x36 digital i/o configuration glob_cmd 0x3e capture commands the capt_ctrl register in table 15 provides the primary user control for capture mode configuration. it provides four different modes of capture: manual, automatic, event, and extended. configure the mode by writing to the capt_ctrl register, then use either glob_cmd[11] (see table 27 ) or one of the digital i/o lines (dio1 or dio2) as a manual trigger to start operation. use the dio_ctrl register in table 28 to configure either dio1 or dio2 as a manual trigger input line. the manual trigger can also stop a capture event that is processing and return the device to an idle state. table 15. capt_ctrl bit descriptions bits description (default = 0x0020) [15:10] reserved [9:8] extended mode channel selection 00 = x-axis 01 = y-axis 10 = z-axis 11 = reserved [7] band-pass filter, 1 = enabled [6] automatically store capture buffers to flash upon alarm trigger, 1 = enabled [5:4] pre-event capture length for event mode 00 = 64 samples 01 = 128 samples 10 = 256 samples 11 = 512 samples [3:2] capture mode 00 = manual 01 = automatic 10 = event 11 = extended [1] power-down between capture events, 1 = enabled [0] reserved manual mode table 16 provides an example configuration sequence for manual mode. when using the factory default configuration, the first step in this example is unnecessary. use the manual trigger to start the data capture process. table 16. manual mode configuration example din description 0x9c00 set capt_ctrl[7:0] = 0x00 to select manual mode 0xbf08 set glob_cmd[11] = 1 to start the data capture automatic mode table 18 provides a configuration example for automatic mode, where the manual trigger results in a data capture and then begins a countdown sequence to start another data capture. this example also uses the option for shutting down the device to save power after the data capture completes. the capt_prd register in table 17 provides users with the ability to establish the countdown time in automatic mode. table 17. capt_prd regist er bit descriptions bits description (default = 0x0000) [15:10] reserved [9:8] scale for data bits 00 = 1 second/lsb 01 = 1 minute/lsb 10 = 1 hour/lsb [7:0] data bits, binary format table 18. automatic mode configuration example din description 0x9f02 set capt_prd[15:8] = 0x02 to set time scale to hours 0x9e18 set capt_prd[7:0] = 0x18 to set the period to 24 hours 0x9c06 set capt_ctrl[7:0] = 0x06 to select automatic trigger mode and enable shutdown in between captures 0xbf08 set glob_cmd[11] = 1 to execute a capture, shut down, and begin the 24-hour countdown for the next capture free datasheet http:///
ADIS16223 rev. 0 | page 12 of 20 event mode in event mode, the manual trigger initiates the pre-event capture process that continuously samples data, monitors for the alarm trigger settings, and stores it in a circular buffer. capt_ctrl[5:4] establishes the circular buffer size as the pre- event capture length. when the data in the circular buffer exceeds one of the alarms trigger settings, the remaining portion of the capture buffer fills up with post event data. tabl e 19 provides an example configuration sequence for this mode that sets all three acceleration alarms to trip when the magnitude exceeds 20 g . table 19. event mode configuration example din description 0xa063 set alm_magx = 0x1063, trigger threshold = 20 g, 20 g 4.768 mg /lsb = 4195, lsb = 0x1063 0xa110 0xa263 set alm_mag y = 0x1063, trigger threshold = 20 g, 20 g 4.768 mg /lsb = 4195, lsb = 0x1063 0xa310 0xa463 set alm_magz = 0x1063, trigger threshold = 20 g, 20 g 4.768 mg /lsb = 4195, lsb = 0x1063 0xa510 0xa807 set alm_ctrl[2:0] = 0x07 to enable alm_magx, alm_magy, and alm_magz triggers 0xb61f set dio_ctrl[7:0] = 0x1f to set dio1 as a positive busy indicator and dio2 as a positive alarm indicator 0x9c58 set capt_ctrl[7:0] = 0x58 to select event mode, enable automatic capture store to flash and set the pre-event capture length to 128 samples 0xbf08 set glob_cmd[11] = 1 to start the process of monitoring data for > +20 g or < ?20 g (preset alarm trigger settings) extended mode the extended capture mode option operates the same as the manual mode, except that it uses the three capture buffers for one axis of acceleration data. this 3 increase in the number of samples provides up to 4.5 db improvement in the noise floor for applications that use fft analysis techniques. in this mode, the x-axis capture buffer contains the first 1024 samples, the y-axis capture buffer contains the second 1024 samples, and the z-axis capture buffer contains the third 1024 samples. set capt_ctrl[3:2] = 11 (din = 0x9c0c) to select extended mode, and use capt_ctrl[9:8] to select the accelerometer axis for this purpose. power-down control set capt_ctrl[1] = 1 (din = 0x9c02) to configure the ADIS16223 to go into sleep mode after a data capture event. once the device shuts down and is in sleep mode, lowering the cs pin wakes it up. see and for more information on the digital trigger input option that can also wake the device up from sleep mode. allow at least 2.5 ms for the device to recover from sleep mode before trying to communicate with the spi interface. attempts to write to the din pin (lower table 28 figure 14 cs ) during this time can cause invalid data. if this happens, raise cs high, and then lower it again to start collecting valid data. after the device recovers from sleep mode, it remains awake until after the next capture or until the device is manually put back to sleep. when data is extracted after a capture, the user can command the device to go back to sleep by setting glob_cmd[1] = 1 (din = 0xbe02). when waking multiple devices, cs must occur at different times to avoid conflicts on the dout line. automatic flash back-up control capt_ctrl[6] provides a flash based back-up function for capture data. when capt_ctrl[6] = 1, the capture buffer automatically loads into a mirror location in nonvolatile flash, immediately after the data capture sequence. set glob_cmd[13] = 1 (din = 0xbf20) to recover this data from the flash memory back into the capture buffers. capture times the capture time is dependent on two settings: ? the average count per sample setting in the avg_cnt register (see table 37 ) ? the flash back-up setting in capt_ctrl[6]: no flash: capt_ctrl[6] = 0 with flash: capt_ctrl[6] = 1 (see table 15 ) use the following equations to estimate capture times (t c ): )flashwith(21024 700,70 1 516.0 )flashno(21024 700,70 1 014.0 _ _ cntavg c cntavg c t t += += free datasheet http:///
ADIS16223 rev. 0 | page 13 of 20 alarms table 20 provides a list of the control registers for the user configuration of the alarm function. the address column in table 20 represents the lower byte address for each register. table 20. alarm configuration register summary register name lower byte address description capt_ctrl 0x1c capture configuration capt_prd 0x1e capture pe riod (automatic mode) alm_magx 0x20 x-axis alarm threshold (event mode) alm_magy 0x22 y-axis alarm threshold (event mode) alm_magz 0x24 z-axis alarm threshold (event mode) alm_s_mag 0x26 system alarm alm_ctrl 0x28 alarm control (event) dio_ctrl 0x36 digital i/o configuration glob_cmd 0x3e capture commands the alm_ctrl register provides on/off controls for four alarms that monitor all three accelerometers and a system alarm for monitoring either temperature or power supply. alm_ctrl[5] provides a polarity control for the system alarm, whereas the accelerometer alarms do not require this. table 22 provides the bit assignment for alm_magx, alm_magy, and alm_magz, which use the same data format as the acceleration data registers (see table 11 ). tabl e 23 provides the bit assignments for the system alarm, alm_mags, which uses the same data format as the data source selection in alm_ctrl[4]. alm_mags can use either the power supply (see table 12 ) or internal temperature register (see tabl e 13 ) formatting. all four alarms have error flags in diag_stat[11:8] see table 30 for more details on the conditions required to set an error flag to 1, which indicates an alarm state. table 21. alm_ctrl bit descriptions bits description (default = 0x0000) [15:6] reserved [5] system alarm comparison polarity 1 = trigger when less than alm_mags[11:0] 0 = trigger when greater than alm_mags[11:0] [4] system alarm, 1 = temperature 0 = power supply [3] alarm s enable (alm_mags), 1 = enabled, 0 = disabled [2] alarm z enable (alm_magz), 1 = enabled, 0 = disabled [1] alarm y enable (alm_magy), 1 = enabled, 0 = disabled [0] alarm x enable (alm_magz), 1 = enabled, 0 = disabled table 22. alm_magx, alm_magy, and alm_magz bits description (default = 0x0000) [15:0] data bits for acceleration threshold setting; twos complement, 4.768 m g /lsb. table 23. alm_mags bit descriptions bits description (default = 0x0000) [15:12] reserved. [11:0] data bits for temperature or supply threshold setting. binary format matches capt_temp or capt_supply format, depending on the alm_ctrl[4] setting. table 24 and table 25 provide configuration examples for using the alm_ctrl and alm_mag to configure the system alarm function. table 24. system alarm configuration example 1 din description 0xa808 set alm_ctrl[7:0] = 0x08 to set system alarm for a power supply too high condition. 0xa70b set alm_mags = 0x0b0a for a trigger setting of 3.45 v. 3.45 v 0.0012207 = 2826 lsb = 0x0b0a. see table 12 for more details on calculating digital codes for power supply measurements. 0xa60a table 25. system alarm configuration example 2 din description 0xa838 set alm_ctrl[7:0] = 0x38 to set system alarm for a temperature too low condition. 0xa705 set alm_mags = 0x0573 for a trigger setting of ?30c. for a temperature trigger se tting of ?30c, use the sensitivity of ?0.47c/lsb and the reference temp_out reading for +25c of 1278. 0xa673 use the following steps to calculate the settings for alm_mags shown in table 25 : 1. t = ?30c. 2. t = ?30c ? 25c = ?55c. 3. lsb = ?55c ?0.47c/lsb = +117 lsb. 4. alm_mags = 117 lsb + 1278 lsb (25c setting). 5. alm_mags = 1395 lsb (decimal) 6. alm_mags = 0x0573 (hexadecimal) see table 13 for more details on calculating digital codes for internal temperature measurements. free datasheet http:///
ADIS16223 rev. 0 | page 14 of 20 system tools table 26 provides an overview of the control registers that provide support for the following system level functions: global commands, i/o control, status/error flags, device identification, mems self-test, and flash memory management. table 26. system tool register addresses register name address description flsh_cnt 0x00 flash write cycle count gpio_ctrl 0x32 general-purpose i/o control msc_ctrl 0x34 manual self-test controls dio_ctrl 0x36 digital i/o configuration diag_stat 0x3c status, error flags glob_cmd 0x3e global commands lot_id1 0x52 lot identification code 1 lot_id2 0x54 lot identification code 2 prod_id 0x56 product identification serial_num 0x58 serial number global commands the glob_cmd register provides an array of single-write commands for convenience. setting the assigned bit in tabl e 27 to 1 activates each function. when the function completes, the bit restores itself to 0. for example, clear the capture buffers by setting glob_cmd[8] = 1 (din = 0xbf01). all of the commands in the glob_cmd register require the power supply to be within normal limits for the execution times listed in table 27 . avoid communicating with the spi interface during these execution times because it interrupts the process and causes data loss or corruption. table 27. glob_cmd bit descriptions bits description execution time 1 [15:14] reserved not applicable [13] restore capture data and settings from flash memory 0.98 ms (no capture), 7.0 ms (with capture) [12] copy capture data and settings to flash memory 339 ms (no capture), 509 (with capture) [11] capture mode start/stop not applicable [10] set capt_pntr = 0x0000 0.035 ms [9] reserved not applicable [8] clear capture buffers 0.84 ms [7] software reset 54 ms [6] reserved not applicable [5] flash test, compare sum of flash memory with factory value 10.5 ms [4] clear diag_stat register 0.035 ms [3] restore factory register settings and clear the capture buffers 339 ms [2] self-test, result in diag_stat[5] 33 ms [1] power-down not applicable [0] autonull 936 ms 1 this indicates the typical duration of time between the command write and the device returning to normal operation. input/output functions the dio_ctrl register in table 28 provides configuration control options for the two digital i/o lines. busy indicator the busy indicator is an output signal that indicates internal processor activity. this signal is active during data capture events, register write cycles, or internal processing, such as the functions in table 27 . the factory default setting for dio_ctrl sets dio1 as a positive, active high, busy indicator signal. when configured in this manner, use this signal to alert the master processor to read data from capture buffers. capture trigger the capture trigger function provides an input pin for starting trigger modes and capture events with a signal pulse. set dio_ctrl[7:0] = 0x2f (din = 0xb62f) to configure dio2 as a positive trigger input and keep dio1 as a busy indicator. to start a trigger, the trigger input signal must transition from low to high and then from high to low. the capture process starts on the high- to-low transition, as shown in figure 14 , and the pulse duration must be at least 2.6 s to result in a trigger. dio1 dio2 capture time t t 2.6s 09098-014 figure 14. manual trigger/busy indicator sequence example alarm indicator set dio_ctrl[7:0] = 0x1f (din = 0xb61f) to configure dio2 as an alarm indicator with an active high polarity. the alarm indicator transitions to its active state when the acceleration or system data exceeds the threshold settings in the alm_magx registers. set glob_cmd[4] = 1 (din = 0xbf10) to clear the diag_stat error flags and restore the alarm indicator to its inactive state. table 28. dio_ctrl bit descriptions bits description (default = 0x000f) [15:6] reserved [5:4] dio2 function selection 00 = general-purpose i/o (use gpio_ctrl) 01 = alarm indicator output (per alm_ctrl) 10 = capture trigger input 11 = busy indicator output [3:2] dio1 function selection 00 = general-purpose i/o (use gpio_ctrl) 01 = alarm indicator output (per alm_ctrl) 10 = capture trigger input 11 = busy indicator output [1] dio2 line polarity; if [5:4] = 00, see gpio_ctrl in table 29 1 = active high 0 = active low [0] dio1 line polarity; if [3:2] = 00, see gpio_ctrl in table 29 1 = active high 0 = active low free datasheet http:///
ADIS16223 rev. 0 | page 15 of 20 general purpose i/o if dio_ctrl configures either dio1 or dio2 as a general- purpose digital line, use the gpio_ctrl register in tabl e 29 to configure its input/output direction, set the output level when configured as an output, and monitor the status of an input. table 29. gpio_ctrl bit descriptions bits description (default = 0x0000) [15:10] reserved [9] dio2 output level 1 = high 0 = low [8] dio1 output level 1 = high 0 = low [7:2] reserved [1] dio2 direction control 1 = output 0 = input [0] dio1 direction control 1 = output 0 = input status/error flags the diag_stat register, in table 30 , provides a number of status/error flags that reflect the conditions observed during a capture, during spi communication and diagnostic tests. a 1 indicates an error condition and all of the error flags are sticky, which means that they remain until they are reset by setting glob_cmd[4] = 1 (din = 0xbe10) or by starting a new capture event. diag_stat[14:12], indicate the source of an event capture trigger. diag_stat[11:8], indicate which alm_magx thresholds were exceeded during a capture event. the capture period violation flag in diag_stat[4] indicates user-driven spi use while the most recent capture sequence was in progress. the flag in register diag_stat[3] indicates that the total number of sclk clocks is not a multiple of 16. table 30. diag_stat bit descriptions bits description (default = 0x0000) [15] reserved [14] alarm z, event-mode trigger indicator [13] alarm y, event-mode trigger indicator [12] alarm x, event-mode trigger indicator [11] alarm s, capture supply/temperature data > alm_mags [10] alarm z, captured acceleration data > |alm_magz| [9] alarm y, captured acceleration data > |alm_magy| [8] alarm x, captured acceleration data > |alm_magx| [7] data ready, capture complete [6] flash test result, checksum flag [5] self-test diagnostic error flag [4] capture period violation/interruption [3] spi communications failure [2] flash update failure [1] power supply above 3.625 v [0] power supply below 3.125 v self-test set glob_cmd[2] = 1 (din = 0xbe02) to run an automatic self-test routine, which reports a pass/fail result to diag_stat[5]. set msc_ctrl[8] = 1 (din = 0xb501) to manually activate the self-test function for all three axes, which results in an offset shift in captured accelerometer data. compare this offset shift with the self-test response specification in table 1 . if the offset shift is inside of this specification, then the device is functional. table 31. msc_ctrl bit descriptions bits description (default = 0x0000) [15:9] reserved [8] manual self-test, 1: enabled [7:0] reserved device identification table 32. lot_id1 and lot_id2 bit descriptions bits description [15:0] lot identification code table 33. prod_id bit descriptions bits description [15:0] 0x3f5f = 16,223 table 34. serial_num bit descriptions bits description [15:0] serial number, lot specific flash memory management set glob_cmd[5] = 1 (din = 0xbe20) to run an internal checksum test on the flash memory, which reports a pass/fail result to diag_stat[6]. the flash_cnt register (see table 35 ) provides a running count of flash memory write cycles. this is a tool for managing the endurance of the flash memory. figure 15 quantifies the relationship between data retention and junction temperature. table 35. flash_cnt bit descriptions bits description [15:0] binary counter for writing to flash memory 600 450 300 150 0 30 40 retention (years) junction temperature (c) 55 70 85 100 125 135 150 09098-015 figure 15. flash/ee memory data retention free datasheet http:///
ADIS16223 rev. 0 | page 16 of 20 digital signal processing figure 16 provides a block diagram of the sensor signal processing, and table 36 provides a summary of the registers that control the low-pass filter, band-pass filter, and offset correction. table 36. digital signal pr ocessing register summary register name address description null_x 0x02 offset correction, x null_y 0x04 offset correction, y null_z 0x06 offset correction, z capt_ctrl 0x1c band-pass filter enable avg_cnt 0x38 low-pass filter, output sample rate glob_cmd 0x3e autonull offset correction low-pass filter the avg_cnt register in table 37 determines the rate at which the low-pass filter averages and decimates acceleration data. table 38 provides the performance trade-offs associated with each setting. table 37. avg_cnt bit descriptions bits description (default = 0x0000) [15:4] reserved [3:0] power-of-two setting for number of averages, binary table 38. low-pass filter performance d n d f sc f c (?3 db) noise (m g ) 0 1 72.9 khz 22.5 khz 465 1 2 36.5 khz 14.2 khz 386 2 4 18.2 khz 7.78 khz 302 3 8 9.11 khz 3.99 khz 227 4 16 4.56 khz 2.01 khz 164 5 32 2.28 khz 1.01 khz 117 6 64 1.14 khz 504 hz 83.0 7 128 570 hz 252 hz 58.8 8 256 285 hz 126 hz 41.6 9 512 142 hz 62.7 hz 29.7 10 1024 71.2 hz 31.4 hz 21.2 band-pass filter capt_ctrl[7], provide on/off control for the band-pass filter function. the band-pass filter stage combines a second-order, low-pass, iir filter with a second-order, high-pass, iir filter. the corner frequencies are dependent on the avg_cnt register, which establishes the sample rate in this filter stage. table 39 provides the corner frequencies for low-pass (f2) and high-pass (f1) filters for each avg_cnt setting. set capt_ctrl[7] = 1 (din = 0x9c80) to enable the band-pass filter stage. table 39. band-pass filter performance (capt_ctrl[7] = 1) d n d f sc f1 (hz) f2 (hz) noise (m g ) 0 1 72.9 khz 2500 10,000 281 1 2 36.5 khz 1250 5000 217 2 4 18.2 khz 625 2500 158 3 8 9.11 khz 313 1250 110 4 16 4.56 khz 156 625 78.5 5 32 2.28 khz 78.1 313 55.6 6 64 1.14 khz 39.1 156 39.1 7 128 570 hz 19.5 78.1 27.8 8 256 285 hz 9.8 39.1 19.9 9 512 142 hz 4.9 19.5 14.2 10 1024 71.2 hz 2.4 9.8 10.2 offset adjustment the null_x, null_y, and null_z registers provide a bias adjustment function. for example, setting null_x = 0x00d2 (din = 0x82d2) increases the acceleration bias by 210 lsb (~1 g ). set register glob_cmd[0] = 1 (din = 0xbe01) to execute the auto-null function, which estimates the bias on each axis with an average of 65,536 samples, loads the offset registers with the opposite value, and then executes a flash update. table 40. null_x, null_y, and null_z bit descriptions bits description (default = 0x0000) [15:0] data bits, twos complement, 4.768 m g /lsb mems sensor n = 1 x(n) n d n d 1 low-pass filter average/decimation n d band-pass filter iir ? 4 taps to capture buffer internal clock 72.913khz capt_ctrl[7] = 1 enable filter cap_ctrl[7] = 0 bypass filter low-pass filter single pole bias correction factor x_null y_null z_null 33khz d = avg_cnt[4:0] n d = 2 d n d = number of taps n d = data rate divisor f sc = capture sample rate f sc = 72913 n d 09098-016 figure 16. sensor signal processing diagram (each axis) free datasheet http:///
ADIS16223 rev. 0 | page 17 of 20 applications information getting started once the power supply voltage of the ADIS16223 reaches 3.15 v, it executes a start-up sequence that places the device in manual capture mode. the following code example initiates a manual data capture by setting glob_cmd[11] = 1 (din = 0xbf08) and reads all 1024 samples in the x-axis acceleration capture buffer, using din = 0x1400. the data from the first spi_reg_read is not valid because this command is starting the process. the second spi_reg_read command (the first read inside the embedded for loop) produces the first valid data. this code sequence produces cs , sclk, and din signals similar to the ones shown in . figure 11 spi_write(bf08h); delay 30ms; data(0) = spi_reg_read(14h); for n = 0 to 1023 data(n) = spi_reg_read(14h); n = n + 1; end interface board the ADIS16223/pcbz provides the ADIS16223cmlz on a small printed circuit board (pcb) that simplifies the connection to an existing processor system. a single 10-32 machine screw secures the ADIS16223cmlz to the interface board. the first set of mounting holes on the interface boards are in the four corners of the pcb and provide clearance for 4-40 machine screws. the second set of mounting holes provides a pattern that matches the adisusbz evaluation system, using m2 0.4 mm machine screws. these boards are made of is410 material and are 0.063 inches thick. the j1 connector uses pin 1 through pin 12 in this pattern. pin 13 and pin 14 are for future expansion, but they also provide convenient probe points for the dio1 and dio2 signals. the connector is a dual row, 2 mm (pitch) connector that work with a number of ribbon cable systems, including 3m part number 152212-0100-gb (ribbon-crimp connector) and 3m part number 3625/12 (ribbon cable). the leds (d1 and d2) provide visual indication on the dio1 and dio2 signals. 09098-017 figure 17. electrical schematic 0 9098-018 figure 18. pcb assembly view and dimensions free datasheet http:///
ADIS16223 rev. 0 | page 18 of 20 outline dimensions 06-21-2010-a 15.20 15.00 sq 14.80 top view 6.00 bcs 1.00 bsc pitch 3.88 nom 0.45 nom 0.50 bcs detail a bottom view 17.50 nom detail a side view front view 15.20 15.00 14.80 4.20 4.10 4.00 9.20 9.00 8.80 0.54 nom ?4.04 9 10-32 unf 7 ?6.10 90, near side figure 19. 14-lead module with connector interface (ml-14-2) dimensions shown in millimeters ordering guide model 1 temperature range package description package option ADIS16223cmlz ?40c to +125c 14-lead module with connector interface ml-14-2 ADIS16223/pcbz evaluation board 1 z = rohs compliant part. free datasheet http:///
ADIS16223 rev. 0 | page 19 of 20 notes free datasheet http:///
ADIS16223 rev. 0 | page 20 of 20 notes ?2010 analog devices, inc. all rights reserved. trademarks and registered trademarks are the prop erty of their respective owners. d09098-0-6/10(0) free datasheet http:///

▲Up To Search▲

Price & Availability of ADIS16223

	To Download ADIS16223 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .